If you're having trouble reading this message, please click here.


Merry Christmas &
Happy New Year!

Click Your e-Card »




Upcoming Events



Past Issues

Unsubscribe
Cadence respects your online time and privacy. To unsubscribe from all future Cadence email communications, please reply to this message and type "UNSUBSCRIBE" in the subject line.
unsubscribe »



Feedback
We'd like to hear your comments or questions about this newsletter.
More »

 

 

 

 

Q4 2008    
Editor's Words
Cadence was included in a list of the 50 Best Places to Work in Silicon Valley by San Jose Magazine. As a result of our placement, Cadence was featured on the CBS 5 - KPIX television show, Best Places to Work, along with several other leading Bay Area companies. Watch video»

Cadence was recently named one of the top corporate philanthropists in Silicon Valley by the Silicon Valley/San Jose Business Journal among industry leaders such as Cisco, Hewlett-Packard, and Intel. The company is strongly committed to giving back to the communities where it does business. Read Details»
 
In the News
  • Cadence Announces Encounter Digital Implementation System with EDA
         Industry First End-to-End Parallel Processing Flow»
       Ultra Scalable RTL-to-GDSII System Marks New Era of Productivity for Design
       Closure and Signoff Analysis in Advanced Low-Power and Mixed-Signal
       Designs
           
    Resource Library | Overview
  • Cadence Expands Enterprise Verification IP Portfolio by 5X to Provide Industry's
         Broadest OVM Multi-language Offering»
       VIP Portfolio Extends to Over 30 Industry-Standard Protocols, Enabling
       Customers to Improve Schedule Predictability, Productivity, and Product
       Quality

  •      Learn more about Cadence VIP products »
  • Cadence Virtuoso Platform Enables Custom IC Designers to Achieve
         Breakthrough Results»
       Newest Release of Next-Generation Technology is Production Proven by
       Customer Tapeouts

  •      For more…
     
    Hot Topic
    Power Forward Initiative Hosted Low-Power Design Summit
    Attended by 250 engineers, the day-long conference on energy-efficient design had technology experts discussing low-power opportunities at the system level, where tradeoffs can be made, and stressed the need for accurate leakage modeling.
    More about the Summit»
    Download the PFI Low-Power Design Summit presentations»