Cadence Kits
Incisive functional verification
Encounter digital IC design
PRODUCTS
SoC Encounter
First Encounter
Encounter RTL Compiler
Encounter Test
Encounter Conformal ECO Designer
Encounter Conformal Equivalence Checker
Encounter Conformal Constraint Designer
Encounter Conformal Low Power
Encounter Timing System
Encounter Library Characterizer
CeltIC NDC
NanoRoute
VoltageStorm
Cadence QRC Extraction
Cadence Chip Optimizer
Cadence SiP Digital Architect
Cadence SiP Digital Layout
Cadence SiP Digital SI
DESIGN TASKS
High-performance timing closure
Implementation of large-scale designs
Analysis and signoff
Design for Manufacturing
Mixed-signal design
Applications Using the ARM Cortex-A8 Processor
Virtuoso custom design
Allegro IC-PKG-PCB co-design
OrCAD PCB design
System-in-package design
Design for manufacturing
IP catalog
Print-friendly version

Encounter Platform ENewsletter

The Cadence Encounter® platform eNewsletter, which is published quarterly, discusses issues and solutions in nanometer design. It provides:
  • Technology updates
  • Product updates
  • Customer success stories
  • White papers
  • Events
 
Current issue



Volume 6, Issue 4 - November 2007   
In this issue of the Cadence® Encounter® eNewsletter, find out about the latest digital implementation, logic design, low power, and design for manufacturability news; learn more about the new analysis and signoff approach in the Cadence Implementation solution, watch an online demonstration, read white papers and articles; register to attend a technical webinar on a holistic solution to low-power design. Also, visit www.cdnusers.org to read the latest interviews, forum postings, and technical articles.

  Past issues



Subscription form



Registering is easy. Simply fill out the online subscription form and we'll send you a summary version of Encounter platform eNewsletter via email, with hyperlinks that will take you directly to the full articles. Subscribe now!