Alliances
Verification Alliance program
Power Forward Initiative
Foundry program
OpenChoice program
Connections
Channel partner program
ASIC program
Standards and Languages
Industry memberships
Print-friendly version
CADENCE AND FUJITSU ASIC PARTNERSHIP



Fujitsu is a leading global ASIC and total-solutions provider. Fujitsu delivers innovative solutions that enable customers to differentiate their products and maximize their time-to-market advantage.

Fujitsu provides the leading-edge technologies, essential cores, design tools and services needed to develop and produce advanced ASIC designs. Fujitsu's advanced technologies and products include standard cells, AccelArray, embedded arrays, high-performance and high-density memories and high-speed I/Os. Fujitsu's design centers throughout the world support third-party vendor tools and Fujitsu's own CAD tools, providing customers a global network for system development and support.

With Cadence technology, Fujitsu has deployed a low power design flow using the common power format (CPF). This single file format is used to automate low power holistically and consistently at all design stages, from RTL coding through layout verification.

Cadence has a close business relationship with Fujitsu. Cadence is a Premier Design Partner and has collaborated with Fujitsu to support Fujitsu's ASIC methodology and technologies with Cadence EDA tools and solutions.

The following Fujitsu ASIC methodology tool matrix shows the areas where Cadence technology is being applied to meet the technical demands of Fujitsu's ASIC customers in their ASIC methodology.

Contact Fujitsu ASIC for more information »

Fujitsu Technology Support Matrix for Cadence Tools
 
Library CS201 CS101 CS91 CS81
Process 0.065 0.090 0.110 0.180
Technology CMOS CMOS CMOS CMOS
Cell Type Standard Cell Standard Cell Standard Cell Standard Cell
Voltage 1.0V/1.2V 1.0V/1.2V 1.2V 1.8V


Fujitsu ASIC Methodology Support Matrix for Cadence Technology
Fujitsu ASIC Methodology Task Cadence Qualified Tool
RTL Check and Synthesis RTL Compiler
Physical Prototyping Initial Layout Timing Optimization Crosstalk / Timing Fixing SoC Encounter
RC Extraction QRC
Delay Calculation SignalStorm
Crosstalk Analysis CeltIC
Static Timing Analysis Encounter Timing System
Power Analysis VoltageStorm
Physical Verification Assura, PVS
Formal Verification Conformal LEC Conformal LP
Simulation Incisive Enterprise Simulator


Typical Fujitsu ASIC Methodology Flow
What's new

Common Platform Datasheet
Cadence 65nm Low-Power Reference Flow

Cadence 65nm Low Power Reference Flow for Common Platform
View archived webinar

Resource library
 

Technical info
News and events

Request Information