SystemC
SystemC is a mature solution and candidate IEEE standard (P1666) that is ideal for transaction level modeling and high performance reference modeling. Although, like SystemVerilog, the original claims were that it was to replace all languages, in practice, it found its home at the system level. It is particularly powerful in a multi-language environment integrated with e for verification and Verilog or SystemVerilog for implementation.
|
|
 |
|
|
