Cadence Close Window

 
Print

Allegro Design Workbench


Download PDF datasheet

Collaborative work environment for library and design data management

AllegroŽ Design Workbench is a suite of products that combines design tool integration, process control, data management, and library development and management in a single design environment.

The Allegro Design Workbench is comprised of the following three product lines:
Allegro PCB Design Workbench provides a collaborative design and data management solution that is integrated with Allegro Design Entry HDL, Allegro PCB SI and Allegro PCB Editor. It furnishes a customizable work environment; parametric component search; and design data management
Allegro PCB Collaboration Workbench is designed for users who need to review and comment on designs and documents but may not have the tools that created them. Users can view and mark-up designs and related documents
Allegro PCB Library Workbench allows users to create, validate, manage, and disperse library parts and their associated data for use with Design Entry HDL, PCB SI and PCB Editor

Key benefits


Improves design team productivity by expanding access to component information and design data
Reduces board spins by providing common access to known-good library data
Cuts training and support costs by providing a common user interface and design methodology across the enterprise
Speeds development by enabling concurrent design during the work-in-progress phase
Shortens the design cycle by allowing non-CAD users to review and mark-up designs
Eliminates design ECOs by preventing errors due to out-of-date or defective libraries
Increases component volume purchasing power by eliminating redundant components and suppliers

Visit the Cadence Designer Network User Community for user contributed technical articles, product reviews, and interactive forums. Visit www.cdnusers.org.

An integrated technology platform supports the VSIC model, IP availability, and silicon design-in technology
An integrated technology platform supports the VSIC model, IP availability, and silicon design-in technology

Terms of Use Privacy Policy US Trademarks