Cadence Kits
Incisive functional verification
Encounter digital IC design
Virtuoso custom design
Allegro IC-PKG-PCB co-design
OrCAD PCB design
System-in-package design
Design for manufacturing
PRODUCTS
Assura DRC
Assura LVS
Cadence CMP Predictor
Cadence Litho Electrical Analyzer
Cadence Litho Physical Analyzer
Cadence MaskCompose Suite
Cadence QuickView Viewer
Cadence QRC Extraction
Diva Physical Verification
Dracula
Encounter Test
Physical Verification System
DESIGN TASKS
Silicon analysis
Analysis and signoff
IP catalog
Print-friendly version
ASSURA DESIGN RULE CHECKER

Download PDF datasheet

Assura™ Design Rule Checker (DRC) is part of the design verification suite of tools within the Virtuoso® custom design platform. Assura DRC is a full-featured tool that supports both interactive and batch operation modes and utilizes hierarchical processing for fast, efficient identification and correction of design rule errors in even the most advanced designs.

Key benefits


Simplifies design process with a common database for data transfer within the Virtuoso custom design platform
Accelerates design-to-volume with production-proven interactive design rule checking
Reduces re-spins by eliminating design rule errors before tapeout
Ensures fast, silicon-accurate custom design with an integrated silicon verification and analysis flow within the Virtuoso custom design platform


Virtuoso custom design platform
Virtuoso custom design platform


What's new

Addressing manufacturing variation at advanced nodes
Applying silicon-coutour-based DFM is important as designers move into 45nm designs and beyond.

SPIE and the IC design world: a wall starts coming down
SPIE Advanced Lithography 2008 recently showed how much the wall between SoC design and chip manufacturing has come down.

Resource library
 

Datasheet
Demos and webinars
Technical info
Success stories
News and events

Support and services
 

SourceLink
Education
Downloads

Request Information
Cadence