Cadence Kits
Incisive functional verification
Encounter digital IC design
PRODUCTS
SoC Encounter
First Encounter
Encounter RTL Compiler
Encounter Test
Encounter Conformal ECO Designer
Encounter Conformal Equivalence Checker
Encounter Conformal Constraint Designer
Encounter Conformal Low Power
Encounter Timing System
Encounter Library Characterizer
CeltIC NDC
NanoRoute
VoltageStorm
Cadence QRC Extraction
Cadence Chip Optimizer
Cadence SiP Digital Architect
Cadence SiP Digital Layout
Cadence SiP Digital SI
DESIGN TASKS
High-performance timing closure
Implementation of large-scale designs
Analysis and signoff
Design for Manufacturing
Mixed-signal design
Applications Using the ARM Cortex-A8 Processor
Virtuoso custom design
Allegro IC-PKG-PCB co-design
OrCAD PCB design
System-in-package design
Design for manufacturing
IP catalog
Print-friendly version
Encounter Library Characterizer

Download PDF datasheet

Timing, noise, and power libraries are the foundation of any successful digital design methodology—the dependability of library models is paramount. As new methodologies evolve for coping with process variation and power consumption, engineers need to employ faster, more accurate, and more complex library modeling, capable of generating the latest library formats.

Cadence® Encounter® Library Characterizer is a complete characterization solution that delivers cutting-edge library models with precision, speed, and a simplified user interface.

Encounter Library Characterizer is available in XL and GXL configurations.

Complete characterization solution
When using advanced low-power design techniques (multiple voltage islands, dynamic voltage and frequency scaling), current-based timing and power formats greatly improve accuracy and reduce the total number of libraries needed for timing with voltage derating. Encounter Library Characterizer's unified characterization system can simultaneously generate the latest current source modeling formats, including the Effective Current Source Model (ECSM) for timing, power, signal integrity, and statistical analyses, as well as Liberty CCS, to accurately model noise, multiple voltages, and IR drop during timing and power analysis.

For advanced node designs, process variation has a major impact on overall design timing and leakage power. Designers look to multi-mode/multi-corner, statistical timing, and statistical leakage analysis to increase coverage and accuracy while reducing pessimism. Encounter Library Characterizer generates the latest statistical ECSM timing and leakage formats supplied by major IP vendors. These formats offer superior accuracy for modeling global, local, and random process variation for statistical static timing analysis (SSTA) and statistical leakage analysis when used with other Cadence digital technologies, such as Encounter Timing System GXL and SoC Encounter™ GXL.

Fast library characterization and re-characterization
Fast, automated library generation is a must for today's high-cell-count libraries. Encounter Library Characterizer delivers the fast and highly automated library characterization and re-characterization features required by IP providers and digital design groups. When generating libraries from scratch, its automatic logic recognition technology speeds the process by eliminating the need to generate library template files upfront. Its library re-characterization technology is also ideal for adding new formats, generating new voltage and temperature points, or providing library updates to existing libraries. To accelerate characterization even more, Encounter Library Characterizer also offers parallel job distribution over a heterogeneous network with support for most load-sharing platforms.

Visit the Cadence Designer Network User Community for user-contributed technical articles, product reviews, and interactive forums at www.cdnusers.org.

Read Encounter customer success stories and find out how others are succeeding with Encounter technology.

Find out how a CPF-enabled methodology can help reduce power consumption on your next chip
Plan-to-closure methodology
What's new

Encounter RTL Compiler wins EE Times Synthesis Poll
Encounter RTL Compiler was the clear favorite EDA synthesis tool in a recent poll of EE Times Europe readers.

Analysis and signoff
The most comprehensive and accurate analysis and signoff solution bringing together logical, physical, electrical, and manufacturing domain requirements in a single, easy-to-use environment.

Resource library
 

Datasheet (PDF)
Platform brochure (PDF)
Product descriptions
Demos and webinars
Technical info
Success stories
Release info
News and events
TSMC Libraries
User community

Support and services
 

Engineering services
SourceLink
Education
Downloads

Request Information