Cadence Kits
Incisive functional verification
Encounter digital IC design
PRODUCTS
SoC Encounter
First Encounter
Encounter RTL Compiler
Encounter Test
Encounter Conformal ECO Designer
Encounter Conformal Equivalence Checker
Encounter Conformal Constraint Designer
Encounter Conformal Low Power
Encounter Timing System
Encounter Library Characterizer
CeltIC NDC
NanoRoute
VoltageStorm
Cadence QRC Extraction
Cadence Chip Optimizer
Cadence SiP Digital Architect
Cadence SiP Digital Layout
Cadence SiP Digital SI
DESIGN TASKS
High-performance timing closure
Implementation of large-scale designs
Analysis and signoff
Design for Manufacturing
Mixed-signal design
Applications Using the ARM Cortex-A8 Processor
Virtuoso custom design
Allegro IC-PKG-PCB co-design
OrCAD PCB design
System-in-package design
Design for manufacturing
IP catalog
Print-friendly version
NanoRoute Router

Download PDF datasheet

NanoRoute® is the industry-leading routing optimization solution for complex SoC design and digital IC implementation.

As a core technology in the Cadence® Encounter® digital IC design platform and a standalone router, NanoRoute takes an already placed gate-level netlist and generates a tapeout-ready GDSII design database. With its patent-awarded SMART technology—a concurrent and unified Signal integrity, Manufacturing Aware, Routing, and Timing optimization system—NanoRoute holistically addresses timing, area, power, and manufacturability constraints during physical implementation of the most complex SoCs.

The remarkable speed and capacity of NanoRoute comes from its innovative, patent-awarded, graph-based architecture coupled with its superthreading technology. NanoRoute superthreading technology delivers the highest quality of results required for nanometer-scale design in a fraction of the time taken by other routers. It combines the best of both multi-threading and parallel-processing techniques to give you the power to route millions of nets per hour on readily available and inexpensive 32-bit computer farms.

Visit www.cdnusers.org for user-contributed technical articles, product reviews, and interactive forums.

Read Encounter customer success stories and find out how others are succeeding with Encounter technology.

Benefits



All-purpose router for top-level and block-level routing
Intuitive and easy-to-use GUI, database, and architecture
Complete post-placement-to-GDSII routing and chip-finishing solution
10-20x faster and larger capacity than other commercially available routers
SMART routing and superthreading technology for superior quality of results and rapid design closure
Industry-standard inputs and outputs
Robust third-party interfaces for industry-wide interoperability


NanoRoute
NanoRoute


Find out how a CPF-enabled methodology can help reduce power consumption on your next chip
Plan-to-closure methodology
What's new

Encounter RTL Compiler wins EE Times Synthesis Poll
Encounter RTL Compiler was the clear favorite EDA synthesis tool in a recent poll of EE Times Europe readers.

Analysis and signoff
The most comprehensive and accurate analysis and signoff solution bringing together logical, physical, electrical, and manufacturing domain requirements in a single, easy-to-use environment.

Resource library
 

Datasheet
Platform brochure (PDF)
Demos and webinars
Technical info
Success stories
Release info
News and events
TSMC Libraries
User community

Support and services
 

Engineering services
SourceLink
Education
Downloads

Request Information