Cadence Kits
Incisive functional verification
PRODUCTS
Verification management
Formal analysis
Testbench automation
Simulation
Acceleration/emulation
Analog-mixed signal
Verification IP
Plan-to-Closure Methodology
DESIGN TASKS
Enterprise system-level verification
Transaction-based system verification
Transaction-based acceleration
Assertion-based verification
Building an emulation environment
Verification Methodology for SOC's
Encounter digital IC design
Virtuoso custom design
Allegro IC-PKG-PCB co-design
OrCAD PCB design
System-in-package design
Design for manufacturing
IP catalog
Print-friendly version
Incisive Acceleration and Emulation

Download PDF datasheet

Incisive Palladium Series
 
A key component of the Cadence® Incisive® platform, the Palladium® series of accelerators/emulators—which includes Palladium I, Palladium II and Palladium III—delivers hardware acceleration and in-circuit emulation in a single system. By providing the highest throughput, superior debug environment, system-wide management and advanced verification and automation, the Palladium series enables plan- and metric-driven, system-level hardware/software validation.


Incisive Palladium III



Key benefits
Highest throughput emulator
Fastest turnaround and highest throughput available
Built on proven Palladium series architecture
Plug-n-play SpeedBridge® adapter and soft VIP portfolio
Fastest bring-up time — typically in one or two days

Superior debug environment
Full Vision interactive debug with dynamic targets
InfiniTrace: capture data with limitless trace buffer
Integrated with SimVision and popular HW/SW debuggers

System-wide management
Assertion and coverage for HW/SW
Automated directed tests; failure analysis and triage
Direct interface to Incisive Enterprise Manager

Advanced verification and automation
Constraint-driven system-level scenario generation
Transaction-based acceleration (SystemC®, C, C++, e*)
Assertion-based acceleration (OVL, PSL, SVA, IAL)
Integration with Incisive enterprise system-level (ESL) verification


Incisive Palladium II



Key benefits
Simulation acceleration and in-circuit emulation in one system
Provides up to 100x-10,000x RTL performance
2X run-time performance of first generation Palladium — up to 1.5MHz speed
Compiles up to 30 million gates per hour on a single workstation
Maximum capacity of 256 million gates
Supports up to 32 users in local or remote access
Dynamic probes/events allow interactive debug during run-time
FullVision and InfiniTrace enable high debug productivity
Highest throughput for HW/SW co-verification
Comprehensive verification with "live" data (supports static and dynamic target)
SCE-MI based transaction-based acceleration (TBA) solution provides fast simulation acceleration performance with simulation congruency
Assertions and assertions coverage support in hardware
Supports Incisive SpeedBridge rate adapters and a variety of external software debuggers
Support for Solaris, HP and Linux workstations


Incisive Palladium



Key benefits
First generation Palladium system
All the same benefits of Palladium II with following specifications
Run-time performance up to 750 KHz speed
Maximum capacity of 128 million gates
Supports up to 16 users in local or remote access


What's new

Open Verification Methodology Training
Comprehensive 5-day training on the OVM class library and methodology with lots of hands-on labs.

Open Verification Methodology is here!
Award-winning interoperable SystemVerilog methodology available for free download.

Resource library
 

Datasheets
Platform brochure (PDF)
Demos and webinars
Technical info
Success stories
News and events
Industry Initiatives
Verification IP

Support and services
 

Engineering services
SourceLink
Education
Downloads

Request Information