|
|
 |
 |
|
|
|
|
|
|
Home > Products > Incisive functional verification > Design tasks
|
|
 |
Incisive verification platform design tasks
|  | Enterprise system-level (ESL) verification
Enterprise system-level verification combines automated hardware, embedded software and system-level verification with system-wide management and new high-performance engines to enable predictable software, hardware, and system quality.
| | | Transaction-based system verification
Part of the Incisive® Enterprise family, Cadence provides a transaction-based verification solution that provides an automated end-to-end transaction-based flow from architectural modeling to full system validation. Users that adopt transaction-based system verification can increase their overall productivity, predictability, and system-level quality. | | | Transaction-based acceleration
Incisive transaction-based acceleration (TBA) helps design and verification teams reduce their verification time by providing co-emulation between Incisive simulation and Incisive acceleration and emulation. With Incisive TBA, teams benefit from a 100x—1000x increase in performance over RTL simulation, direct links to simulation, and a highly productive simulator-like environment. | | | Incisive Plan-to-Closure Methodology
Part of the Incisive Design Team and Incisive Enterprise families, the Incisive® Plan-to-Closure Methodology, provides a packaged design and verification methodology that addresses full-chip and SoC challenges at block, chip, and system levels. It builds a comprehensive methodology from plan to closure composed of tightly linked design and verification sub-methodologies, including Assertion Based Verification, mixed-language Universal Reuse Methodology and new transaction-based system verification. | | | Assertion based verification (ABV)
As part of its Incisive verification platform, Cadence provides a comprehensive assertion-based verification (ABV) environment—unifying tools, language, IP, debug and coverage for increased verification productivity. The Incisive ABV solution speeds verification of complex designs by creating an environment that helps users define assertions correctly, enables early detection of bugs close to the source, and monitors for completeness through assertion coverage. | | | Building an emulation environment
As designs grow larger and more complex, design teams must work with numerous emerging technologies. Companies designing chips for high-end wireless, multimedia and networking, applications face large gate-counts, extremely long simulation run-times, and complex protocols requiring many verification cycles to validate. The Incisive Palladium® helps address these challenges and accelerate time-to-market for leading-edge products. |
|
|
