Cadence Kits
Incisive functional verification
Encounter digital IC design
Virtuoso custom design
Allegro IC-PKG-PCB co-design
PRODUCTS
Allegro AMS Simulator
Allegro Design Entry CIS
Allegro Design Entry HDL
Allegro System Architect
Allegro Design Publisher
Allegro PCB Design
Allegro PCB SI
Allegro PCB Librarian
Allegro Design Workbench
Allegro Package Designer
Allegro Package SI
Cadence 3D Design Viewer
DESIGN TASKS
Design creation
Simulation
PCB layout and routing
PCB signal integrity
Library and design data management
IC package co-design
Silicon design-in
OrCAD PCB design
System-in-package design
Design for manufacturing
IP catalog
Print-friendly version
Allegro Package SI
Integrated environment for design and analysis of high-density IC packages

Download PDF datasheet

Cadence® views IC packaging as the critical link in the silicon-to-package-to-board design flow. Without this link, it's easy to design silicon that is difficult or expensive to implement into a system. Allegro® Package SI takes complex IC package virtual prototyping and interconnect exploration, analysis, and modeling to the next level.

Allegro Package SI is a tightly integrated SI solution for advanced IC packages that combines a design environment and simulation technology with a proven 3D field solver engine. It reads and writes package designs produced and designed by Allegro Package Designer L and XL as well as PCB designs created by Allegro PCB Layout. This product allows engineers to make trade-offs among electrical and physical design requirements to meet cost and performance targets.

Key benefits


Integrated design and analysis environment easily and accurately makes physical, electrical performance, and cost trade-offs
Direct integration with a proven 3D field solver engine which eliminates the need for time consuming design set-up
Reads and writes Allegro Package Designer databases, ensuring that design intent/elements are not lost in translations
Includes a graphical interconnect topology editor and simulation module with proven solution space exploration for Virtual System Interconnect models (VSIC), develops rules earlier in the design cycle to drive package and PCB design
Provides interconnect analysis from die to die to connect IC packages to the PCBs they are intended to drive extremely useful for ICs that target existing PCBs/backplanes


Visit the Cadence Designer Network User Community for user contributed technical articles, product reviews, and interactive forums. Visit www.cdnusers.org.

An integrated technology platform supports the VSIC model, IP availability, and silicon design-in technology
An integrated technology platform supports the VSIC model, IP availability, and silicon design-in technology


Global Route Environment technology for Allegro PCB design
Webinar Series for Custom IC Designers
What's new

Press release
Cadence Revolutionizes Productivity For Next-Generation PCB Design with New Allegro Platform

On the Cadence Designer Network user community
An Interview with Michael Umina, Cisco Systems, on the Allegro PCB Global Routing Environment Technology

Resource library
 

Pre platform technologies
Brochure (PDF)
Demos and webinars
Technical info
Success stories
Release info
Communities
News and events
Service bureaus

Support and services
 

Engineering Services
Education
SourceLink
Downloads

Request Information