Print-friendly version
Allegro PCB Editor
High-speed PCB layout, routing, and manufacturing output

Download PDF datasheet

CadenceŽ AllegroŽ PCB Editor is the world's leading PCB layout system. It is the industry's first true physical and electrical Allegro Constraint Manager PCB layout tool. It forms the core of the CadenceŽ Allegro PCB Design XL series and Allegro PCB Design L series suites, which provide fully interactive environments for creating and editing complex and/or high-speed, multi-layer printed circuit boards. Allegro PCB Editor addresses varied performance criteria, as well as a wide range of design, testability, and manufacturability concerns. Its flexibility, design capacity, and depth of technology features further combine to make Allegro PCB Editor the tool of choice for PCB design professionals.

Allegro PCB Editor is available as part of the Allegro PCB Design L and XL series offering.

Key benefits


High-speed, Constraint-Driven PCB layout
Allegro PCB Editor employs an interactive, constraint-driven environment for creating and editing complex, multi-layer, high-speed PCBs
IntelliUSE Etch Editing
Provides a real-time, interactive etch editing environment that is linked to on-line DRC with push-n-shove capability during routing and editing
Dynamic Positive Shapes
Dynamic shapes offer the user real-time shape editing-i.e., changes made within the shape trigger an immediate shape updating routine, otherwise known as auto-voiding and healing
Allegro PCB Router Integration
Integrates layout and routing tasks by allowing you to run Allegro PCB Router commands from within Allegro PCB Editor (simply by specifying desired router setup and controls in a dialogue box)
Differential Pair Support
Interactive routing allows users to route the two nets of a differential pair simultaneously, while adhering to differential pair constraints
Concurrent Design Methodology
PCB design partitioning technology provides a concurrent design methodology for faster time to market and reduction in layout time
Design-for-Assembly Analysis
Offers real-time package-to-package clearance checking during interactive component placement


Visit the Cadence Designer Network User Community for user contributed technical articles, product reviews, and interactive forums. Visit www.cdnusers.org.

An integrated technology platform supports the VSIC model, IP availability, and silicon design-in technology
An integrated technology platform supports the VSIC model, IP availability, and silicon design-in technology


View the product scalability diagram

Global Route Environment technology for Allegro PCB design
Webinar Series for Custom IC Designers
What's new

Press release
Cadence Revolutionizes Productivity For Next-Generation PCB Design with New Allegro Platform

On the Cadence Designer Network user community
An Interview with Michael Umina, Cisco Systems, on the Allegro PCB Global Routing Environment Technology

Resource library
 

Pre platform technologies
Product family
Brochure (PDF)
Demos and webinars
Technical info
Success stories
Release info
Communities
News and events
Service bureaus

Support and services
 

Engineering Services
Education
SourceLink
Downloads

Request Information