Cadence Design Systems, Inc.
Home
|
Worldwide
|
Contact us
PRODUCTS
Cadence Kits
Incisive functional verification
Encounter digital IC design
Virtuoso custom design
Allegro IC-PKG-PCB co-design
OrCAD PCB design
System-in-package design
Design for manufacturing
IP catalog
|
SOLUTIONS
Advanced node design
Low power
Logic design
Advanced verification
Digital implementation
Custom design
PCB design
Advanced packaging
|
SUPPORT
Support process
SourceLink
Software downloads
Education
University software programs
User community
Computing platform support
|
SERVICES
Incisive functional verification
Encounter digital IC design
Virtuoso custom IC design
Allegro IC-PKG-PCB co-design
PCI Express vertical solution
Ethernet vertical solution
Low-power design services
PowerPC design services
Silicon engineering
European start-up accelerator
Working with us
|
ALLIANCES
Verification Alliance program
Power Forward Initiative
Foundry program
OpenChoice program
Connections program
Channel partner program
ASIC program
Standards and languages
Industry memberships
|
COMPANY
Executive team
Executive Briefing Center
Newsroom
Events and webinars
Investor relations
Success stories
Cadence labs
Employment
Community involvement
Cadence advertising gallery
Logos
Home
>
Solutions
>
Advanced packaging
>
White papers
Advanced Packaging Solution White papers
RF SiP Flow and Methodology
On Target, On Time—A Co-Design Methodology for System Interconnect
all white papers
