Cadence Design Systems, Inc.

The creation of large, high-performance nanometer designs requires globally focused synthesis that provides timing closure for place and route. While targeting smaller die size, low power dissipation, and high clock speeds, synthesis must cut design cycle-time and provide routable designs that are free of signal integrity issues.

Related Courses

	Encounter RTL Compiler
	Basic Static Timing Analysis

Check out the complete list of Education Services courses.